Listing of Claims

This listing of claims replaces all prior versions, and listings, of claims in the application:

(Currently Amended) A machine-implemented method comprising:

receiving, by a first process in a first <u>user</u> virtual memory address space, a shortcut to a physical address associated with a level of a multi-level virtual address translation table:

posting a descriptor, the descriptor comprising a virtual address in the first <u>user</u> virtual memory address space and the shortcut, to an interface between the first process and a second process, wherein the second process is in a second <u>user</u> virtual memory address space; and

determining, by the second process, the physical address corresponding to the virtual address based on at least the virtual address and the shortcut.

- (Previously Presented) The method of claim 1 further comprising transferring data to or from a buffer located at the physical address.
 - (Original) The method of claim 1 further comprising: generating the shortcut by a third process.

4. (Original) The method of claim 3 wherein generating the shortcut by the third process comprises:

receiving a request to register a virtual buffer, the request including a virtual address corresponding to the start of the virtual buffer;

determining the physical address of one level of the multilevel address translation table associated with the virtual memory space in which the virtual buffer resides; and generating a shortcut based on the physical address of the one level of the multi-level address translation table.

5. (Original) The method of claim 4 wherein generating a shortcut further comprises:

generating the shortcut based on a key unknown to the first process.

6. (Original) The method of claim 4 wherein generating a shortcut further comprises:

generating the shortcut based on a function unknown to the first process.

- 7. (Original) The method of claim 1 further comprising: retrieving a key by the second process; and applying the key to the shortcut to produce the physical address associated with one level of a multi-level virtual address translation table.
- 8. (Previously Presented) The method of claim 1 further comprising determining if the physical address is associated with the virtual address.
- 9. (Original) The method of claim 1 further comprising determining if the virtual page containing the virtual address is pinned into physical memory.
- 10. (Original) The method of claim 1 wherein the interface is a virtual interface.
- 11. (Original) The method of claim 1 further comprising determining if the first process is authorized to access the virtual address.
- 12. (Original) The method of claim 1 further comprising determining if descriptors posted to the interface between the first process and second process are authorized to access the virtual address.

- 13. (Original) The method of claim 1 further comprising: receiving, by a first process, a plurality of shortcuts, each shortcut to a physical address associated with a level of a multi-level virtual address translation table.
- 14. (Original) The method of claim 4 wherein generating a shortcut comprises:

applying a function, F, to the physical address of the one level and a key.

- 15. (Original) The method of claim 14 wherein the key is associated with the interface between the first and second process.
- 16. (Original) The method of claim 14 wherein the key is associated with the first process.
- 17. (Currently Amended) A machine-implemented method comprising:

generating, by a first <u>user</u> process in a first <u>user</u> virtual memory address space, a request to register a virtual buffer, wherein the virtual buffer is in the first <u>user</u> virtual memory address space and is mapped to physical memory by a multi-level virtual address translation table associated with the first <u>user</u> process;

identifying a block of memory that includes the physical address corresponding to the start of the virtual buffer;

generating, by a second process, one or more shortcuts that map the block of memory that includes the physical address corresponding to the start of the virtual buffer; and

transmitting a request to a third <u>user</u> process in a second <u>user</u> virtual memory address space to perform an input or output operation on the virtual buffer.

18. (Previously Presented) The method of claim 17 wherein generating a shortcut further comprises:

generating the one or more shortcuts based on a key that is unknown to the first process.

19. (Previously Presented) The method of claim 17 wherein generating a shortcut further comprises:

generating the shortcut based on a function that is unknown to the first process.

20. (Previously Presented) The method of claim 17 further comprising determining the physical address of the virtual address based on the virtual address and the shortcut, wherein the request includes the shortcut and a virtual address associated with the virtual buffer.

21. (Previously Presented) The method of claim 20 further comprising:

determining if the physical address is associated with the virtual address; and

- if the physical address is associated with the virtual address, then enabling the input or output operation on at least part of the virtual buffer.
- 22. (Previously Presented) The method of claim 20 further comprising:

determining if physical pages associated with the physical address are pinned into physical memory; and

- if the associated virtual pages are pinned into physical memory, then enabling the input or output operation.
- 23. (Currently Amended) The method of claim 20 further comprising:

determining if the third \underline{user} process is authorized to access the associated virtual buffer; and

if the third <u>user</u> process is authorized to access the associated virtual buffer, then enabling the input or output operation on at least part of the virtual buffer.

24. (Currently Amended) The method of claim 20 further comprising:

determining if requests posted to the interface between the first <u>user</u> process and the third <u>user</u> process are authorized to access the associated virtual buffer; and

if requests to the interface are authorized to access the associated virtual buffer, then enabling the input or output operation on at least part of the virtual buffer.

25. (Currently Amended) The method of claim 18 further comprising:

transmitting a request to a third <u>user</u> process in a second virtual memory address space to perform an input or output operation on the virtual buffer, wherein the request includes one of the one or more shortcuts and a virtual address associated with the virtual buffer; and

determining a physical address of the virtual address based on the virtual address, the shortcut, and the key.

- 26. (Currently Amended) A system comprising:
 a first processor capable of:
- executing instructions of a first process which causes the first processor to produce a shortcut to a physical address associated with a level of a multi-level virtual address translation table, and

executing instructions of a second <u>user</u> process in a first \underline{user} virtual memory address space which causes the first processor to post a descriptor comprising a virtual address and the shortcut to an interface; and

a second processor capable of executing instructions of a third <u>user</u> process in a second <u>user</u> virtual memory address space which cause the second processor to:

read the descriptor posted on the interface, and

determine a physical address of the virtual address
based on at least the virtual address and the shortcut,

wherein the interface is between the second process and the \mbox{third} process.

- 27. (Original) The system of claim 26 wherein the instructions of the first process cause the first processor to encrypt the shortcut with a key.
- 28. (Currently Amended) The system of claim 27 wherein the instructions of the third <u>user</u> process cause the second processor to:

retrieve the key; and

apply the key to the shortcut to produce the physical address associated with one level of a multi-level virtual address translation table.

- 29. (Currently Amended) The system of claim 28 wherein the instructions of the third <u>user</u> process cause the second processor to determine if the physical address is associated with the second user process.
- 30. (Currently Amended) The system of claim 28 wherein the instructions of the third <u>user</u> process cause the second processor to determine if physical pages associated with the physical address are pinned into physical memory.
- 31. (Currently Amended) The system of claim 28 wherein the instructions of the third <u>user</u> process cause the second processor to determine if the second <u>user</u> process is authorized to access the virtual buffer.
- 32. (Currently Amended) The system of claim 27 wherein the instructions of the third <u>user</u> process cause the second processor to determine if requests posted to the interface between the second <u>user</u> process and the third <u>user</u> process are authorized to access the virtual buffer.
- 33. (Currently Amended) A computer program product residing on a computer readable medium having instructions stored thereon that, when executed by the processor, cause that processor to:

produce a shortcut to a physical address associated with a level cf a multi-level virtual address translation table; and

write a descriptor comprising a virtual address and the shortcut to an interface between a first <u>user</u> process in a first <u>user</u> virtual memory address space and a second <u>user</u> process in a second user virtual memory address space.

- 34. (Original) The product of claim 33 having instructions that further cause the processor to encrypt the shortcut with a key.
- 35. (Original) The product of claim 33 having instructions that further cause the processor to encrypt the shortcut with a function.
- 36. (Currently Amended) A computer program product residing on a computer readable medium having instructions stored thereon that, when executed by a processor performing operations in a first <u>user</u> virtual memory address space, cause that processor to:

read a message posted on an interface by a first <u>user</u>

process in a different <u>user</u> virtual memory address space, the

message including a shortcut to a physical address associated

with a level of a multi-level virtual address translation table;

determine a physical address of a virtual address in the different <u>user</u> virtual memory address space based on at least the virtual address and the shortcut; and

transmit a message over a network based on contents of the physical address.

37. (Original) The product of claim 36 having instructions that further cause the processor to:

retrieve a key; and

apply the key to the shortcut to produce the physical address associated with one level of a multi-level virtual address translation table.

- 38. (Previously Presented) The product of claim 36 having instructions that further cause the processor to determine if the physical address is associated with the virtual address.
- 39. (Previously Presented) The product of claim 36 having instructions that further cause the processor to determine if virtual pages referenced by the message are pinned in physical memory.
- 40. (Previously Presented) The product of claim 36 having instructions that further cause the processor to determine if the first process is authorized to access a virtual buffer referenced by the message.

- 41. (Previously Presented) The product of claim 36 having instructions that further cause the processor to determine if messages posted on the interface are authorized to access the virtual buffer.
 - 42. (Currently Amended) A system comprising: a client computer; and
- a server in communication with the client computer using a network, the server comprising:
- a first processor capable of producing a shortcut to a physical address associated with a level of a multi-level virtual address translation table and writing a descriptor comprising a virtual address in a first <u>user</u> virtual memory address space and the shortcut to an interface; and
- a second processor capable of performing operations in a second <u>user</u> virtual memory address space, the operations including reading the descriptor posted on the interface, determining a physical address of the virtual address based on at least the virtual address and the shortcut, and transferring data located at the physical address to the client computer using the network.
- 43. (Original) The system of claim 42 wherein the first processor is capable of encrypting the shortcut with a key.

- 44. (Original) The system of claim 43 wherein second processor is capable of decrypting the shortcut to produce the physical address associated with one level of a multi-level virtual address translation table.
- 45. (Original) The system of claim 42 wherein the interface is a virtual interface.
 - 46. (Currently Amended) A system comprising: a storage device; and
- a server in communication with the storage device over a network, the server comprising:
- a first processor capable of producing a shortcut to a physical address associated with a level of a multi-level virtual address translation table and writing a descriptor comprising a virtual address in a first <u>user</u> virtual memory address space and the shortcut to an interface, and
- a second processor capable of performing operations in a second <u>user</u> virtual memory address space, the operations including reading the descriptor posted on the interface, determining a physical address of the virtual address based on at least the virtual address and the shortcut, and transferring data located at the physical address to the storage device using the network.

- 47. (Original) The system of claim 46 wherein the first processor is capable of encrypting the shortcut with a key.
- 48. (Original) The system of claim 47 wherein second processor is capable of decrypting the shortcut to produce the physical address associated with one level of a multi-level virtual address translation table.
- 45. (Original) The system of claim 46 wherein the interface is a virtual interface.